

FIG 1







FIG - 2



FIG_3




REGULAR ACCESS




FIG_4


REJECT (NACK) CONTROL PACKET



FIG_5




FIG_6




FIG_7A


VOLTAGE LOGICAL
VALUE



FILE 7H




FIG_8A



FIG_8B

FIG. 5






FIGURE 10

FIG. 11




FIG. 12





FIGURE 13






FIG - 14

FIG 15

